{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Kepler Computing", "item": "https://www.patentleaderboard.com/company/kepler-computing"}, {"@type": "ListItem", "position": 3, "name": "Robert Menezes", "item": "https://www.patentleaderboard.com/inventor/fl:ro_ln:menezes-1"}]}

Home › Kepler Computing › Robert Menezes

RM

Robert Menezes — 29 Patents

KCKepler Computing: 29 patents #13 of 42Top 35%

Portland, OR: #637 of 9,213 inventorsTop 7%

Oregon: #1,376 of 28,073 inventorsTop 5%

Overall (All Time): #127,851 of 4,157,543Top 4%

29 Patents All Time

Robert Menezes has been granted 29 US patents while listed as an inventor at Kepler Computing. The first was granted in 2021 and the most recent in May 2025. Robert Menezes ranks #127,851 of 4,157,543 US inventors in our database (top 3.1%). Patent records list Robert Menezes in Portland, OR, US.

Patents per Year

Issued Patents All Time

Showing 26–29 of 29 patents

Patent #	Title	Co-Inventors	Date
11018672	Linear input and non-linear output majority logic gate	Sasikanth Manipatruni, Yuan-Sheng Fang, Rajeev Kumar Dokania, Gaurav Thareja, Ramamoorthy Ramesh +1 more	2021-05-25
11012076	Linear input and non-linear output majority logic gate with and/or function	Sasikanth Manipatruni, Yuan-Sheng Fang, Rajeev Kumar Dokania, Gaurav Thareja, Ramamoorthy Ramesh +1 more	2021-05-18
10951213	Majority logic gate fabrication	Sasikanth Manipatruni, Yuan-Sheng Fang, Rajeev Kumar Dokania, Gaurav Thareja, Ramamoorthy Ramesh +1 more	2021-03-16
10944404	Low power ferroelectric based majority logic gate adder	Sasikanth Manipatruni, Yuan-Sheng Fang, Rajeev Kumar Dokania, Gaurav Thareja, Ramamoorthy Ramesh +1 more	2021-03-09