| 9453527 |
Multi-function hook and carabineer |
Mina Yoo |
2016-09-27 |
| 8099708 |
I/O planning with lock and insertion features |
Gregor Martin, David Asson, Ying He |
2012-01-17 |
| 7543261 |
I/O planning with lock and insertion features |
Gregor Martin, David Asson, Ying He |
2009-06-02 |
| 7469398 |
IP placement validation |
Gregor Martin, Ying He |
2008-12-23 |
| 7464345 |
Resource estimation for design planning |
Gregor Martin, Ying He |
2008-12-09 |
| 7299446 |
Enabling efficient design reuse in platform ASICs |
Ying He, Gregor Martin |
2007-11-20 |
| 7290224 |
Guided capture, creation, and seamless integration with scalable complexity of a clock specification into a design flow of an integrated circuit |
Jonathan Byrn |
2007-10-30 |
| 7197735 |
Floorplan visualization method using gate count and gate density estimations |
Gregor Martin, Ying He |
2007-03-27 |
| 6634014 |
Delay/load estimation for use in integrated circuit design |
Stefan Graef |
2003-10-14 |
| 5663967 |
Defect isolation using scan-path testing and electron beam probing in multi-level high density asics |
Sharad Prasad, Kaushik De, Arun Gunda |
1997-09-02 |
