| 10713044 |
Bit shuffle processors, methods, systems, and instructions |
Roger Espasa, David Guillen Fandos |
2020-07-14 |
| 10445092 |
Method and apparatus for performing a vector permute with an index and an immediate |
Jesus Corbal San Adrian, Elmoustapha Ould-Ahmed-Vall, Robert Valentine, Mark J. Charney, Milind B. Girkar +4 more |
2019-10-15 |
| 10296334 |
Method and apparatus for performing a vector bit gather |
Elmoustapha Ould-Ahmed-Vall, Robert Valentine, Jesus Corbal San Adrian, Mark J. Charney, Roger Espasa |
2019-05-21 |
| 10296489 |
Method and apparatus for performing a vector bit shuffle |
Elmoustapha Ould-Ahmed-Vall, Jesus Corbal San Adrian, Robert Valentine, Mark J. Charney, Roger Espasa |
2019-05-21 |
| 9785433 |
Three source operand floating-point addition instruction with operand negation bits and intermediate and final result rounding |
Roger Espasa, Manel Fernandez |
2017-10-10 |
| 9654143 |
Consecutive bit error detection and correction |
Roger Espasa, Sorin Iacobovici, Brian J. Hickmann, Wei Wu, Thomas D. Fletcher |
2017-05-16 |