Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Three source operand floating-point addition instruction with operand negation bits and intermediate and final result rounding

Three source operand floating-point addition instruction with operand negation bits and intermediate and final result rounding

US Patent 9785433 · Granted Oct 10, 2017

Estimated economic value: $9,084,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Bit shuffle processors, methods, systems, and instructions2020
Bit shuffle processors, methods, systems, and instructions2020
Method and apparatus for performing a vector permute with an index and an immedi2019
Method and apparatus for performing a vector permute with an index and an immedi2019
Method, system, and apparatus for page sizing extension2019
Method, system, and apparatus for page sizing extension2019
Method and apparatus for performing a vector bit gather2019
Method and apparatus for performing a vector bit gather2019
Method and apparatus for performing a vector bit shuffle2019
Method and apparatus for performing a vector bit shuffle2019
Method, system, and apparatus for page sizing extension2018
Super multiply add (super madd) instruction2017