{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Intel", "item": "https://www.patentleaderboard.com/company/intel"}, {"@type": "ListItem", "position": 3, "name": "Ender Hokelek", "item": "https://www.patentleaderboard.com/inventor/fl:en_ln:hokelek-1"}]}

Home › Intel › Ender Hokelek

EH

Ender Hokelek — 2 Patents

Intel: 2 patents #13,316 of 30,777Top 45%

Santa Clara, CA: #5,124 of 9,301 inventorsTop 60%

California: #187,151 of 386,348 inventorsTop 50%

Overall (All Time): #1,709,992 of 4,157,543Top 45%

2 Patents All Time

Ender Hokelek has been granted 2 US patents while listed as an inventor at Intel. All of these patents were granted in 1988. Ender Hokelek ranks #1,709,992 of 4,157,543 US inventors in our database (top 41.1%). Patent records list Ender Hokelek in Santa Clara, CA, US.

Issued Patents All Time

Showing 1–2 of 2 patents

Patent #	Title	Co-Inventors	Date	Approx Value ⓘ
4757026	Source drain doping technique	Been-Jon Woo, Mark A. Holler, Sandra S. Lee	1988-07-12	$34,993,000
4728617	Method of fabricating a MOSFET with graded source and drain regions	Been-Jon Woo, Mark A. Holler, Sandra S. Lee	1988-03-01	$30,751,000

Ender Hokelek — 2 Patents

Issued Patents All Time

Patent Widget