Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of fabricating a MOSFET with graded source and drain regions

Method of fabricating a MOSFET with graded source and drain regions

US Patent 4728617 · Granted Mar 1, 1988

Estimated economic value: $30,751,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Self-aligned contact formation utilizing sacrificial polysilicon2009
Flash memory cell having reduced floating gate to floating gate coupling2008
Flash memory cell having reduced floating gate to floating gate coupling2008
Method and apparatus for real time monitoring of user presence to prolong a port2006
Simplified dual damascene process2006
Method and apparatus for real time monitoring of user presence to prolong a port2003
Office workspace having a multi-surface projection and a multi-camera system2003
Computer vision control variable transformation2003
Timing device2000
Distance calculating neural network classifier chip and system1996
Silicidation method for contactless EPROM related devices1995
Method of increasing the accuracy of an analog circuit employing floating gate m1993