| 10224911 |
Dual signal protocol input/output (I/O) buffer circuit |
Tat Hin Tan, Ker Yon Lau, Hsiao-Wei Su, Hoong Chin Ng |
2019-03-05 |
| 10110225 |
Integrated circuit with an increased signal bandwidth input/output (I/O) circuit |
Ker Yon Lau, Tat Hin Tan |
2018-10-23 |
| 10103627 |
Packaged integrated circuit including a switch-mode regulator and method of forming the same |
Teik Wah Lim, Ashraf W. Lotfi, John D. Weld |
2018-10-16 |
| 9793888 |
Techniques for enabling and disabling transistor legs in an output driver circuit |
Tat Hin Tan, Yue-Song He |
2017-10-17 |
| 8686758 |
Integrated circuit with configurable I/O transistor arrangement |
Ket Chiew Sia, Boon Jin Ang |
2014-04-01 |
| 8151224 |
Method of designing integrated circuits including providing an option to select a mask layer set |
Boon Jin Ang, Kar Keng Chua, Kok Yoong Foo, Thow Pang Chong |
2012-04-03 |
| 7787314 |
Dynamic real-time delay characterization and configuration |
Jun Tan, Wei Yee Koay, Boon Jin Ang, Guang Sheng Soh |
2010-08-31 |
| 7265587 |
LVDS output buffer pre-emphasis methods and apparatus |
Bee Yee Ng, Boon Jin Ang |
2007-09-04 |
| 7180329 |
Low-jitter adjustable level shifter with native devices and kicker |
Ket Chiew Sia, Boon Haw Ooi, Kok Siong Tee |
2007-02-20 |
| 6489817 |
Clock divider using positive and negative edge triggered state machines |
Sammy Cheung, Boon Jin Ang |
2002-12-03 |