| 12222797 |
Dynamic configuration of processor sub-components |
Robert B. Cohen, Sudherssen Kalaiselvan, Tzu-Wei Lin |
2025-02-11 |
| 11907126 |
Processor with multiple op cache pipelines |
Robert B. Cohen, Tzu-Wei Lin, Anthony J. Bybell, Sudherssen Kalaiselvan |
2024-02-20 |
| 9053031 |
System and method for handling data access |
James J. Allen, Jr., Steven K. Jenkins, Michael R. Trombley |
2015-06-09 |
| 8493801 |
Strobe offset in bidirectional memory strobe configurations |
Daniel M. Dreps, Kevin C. Gower, Michael K. Kerr, Kyu-hyoun Kim, David W. Mann +3 more |
2013-07-23 |
| 8284621 |
Strobe offset in bidirectional memory strobe configurations |
Daniel M. Dreps, Kevin C. Gower, Michael K. Kerr, Kyu-hyoun Kim, David W. Mann +3 more |
2012-10-09 |
| 8212588 |
Opportunistic bus access latency |
Theodore Haggis, Robert Brian Likovich, Jr., Tiffany Tamaddoni-Jahromi, Robert B. Tremaine |
2012-07-03 |
| 8140803 |
Structure for reducing latency associated with read operations in a memory system |
James J. Allen, Jr., Steven K. Jenkins, Michael R. Trombley |
2012-03-20 |
| 8032713 |
Structure for handling data access |
James J. Allen, Jr., Steven K. Jenkins, Michael R. Trombley |
2011-10-04 |
| 7949830 |
System and method for handling data requests |
James J. Allen, Jr., Steven K. Jenkins, Michael R. Trombley |
2011-05-24 |
| 7937533 |
Structure for handling data requests |
James J. Allen, Jr., Steven K. Jenkins, Michael R. Trombley |
2011-05-03 |
| 7657771 |
Method and apparatus for reducing latency associated with read operations in a memory system |
James J. Allen, Jr., Steven K. Jenkins, Michael R. Trombley |
2010-02-02 |
