| 10891411 |
Hierarchy-driven logical and physical synthesis co-optimization |
Gi-Joon Nam, Paul G. Villarrubia, Shyam Ramji, Myung-Chul Kim, Benjamin Neil Trombley |
2021-01-12 |
| 10776543 |
Automated region based optimization of chip manufacture |
Josiah Hamilton, Mihir Choudhury, Alexander J. Suess |
2020-09-15 |
| 10037190 |
Transformation on input operands to reduce hardware overhead for implementing addition |
Mihir Choudhury, Ruchir Puri, Andrew J. Sullivan |
2018-07-31 |
| 9483596 |
Multi power synthesis in digital circuit design |
John T. Badar, KM Mozammel Hossain, Paul G. Villarrubia |
2016-11-01 |
| 8656332 |
Automated critical area allocation in a physical synthesized hierarchical design |
Bruce M. Fleischer, Hung C. Ngo, Ruchir Puri, Haoxing Ren |
2014-02-18 |
| 8365114 |
Logic modification synthesis |
Eli Arbel, Victor N. Kravets, Smita Krishnaswamy, Ruchir Puri, Haoxing Ren |
2013-01-29 |
| 4702592 |
Reticle assembly, system, and method for using the same |
Sunny Lee, Eric Busch |
1987-10-27 |
