PR

Prateek Kumar Rai

CS Cadence Design Systems: 1 patents #1,216 of 2,263Top 55%
Overall (All Time): #2,488,825 of 4,157,543Top 60%
1
Patents All Time

Issued Patents All Time

Showing 1–1 of 1 patents

Patent #TitleCo-InventorsDate
11947887 Test-point flop sharing with improved testability in a circuit design Krishna Vijaya Chakravadhanula, Brian Foutz, Sarthak Singhal, Christos Papameletis, Vivek Chickermane 2024-04-02