| 8787058 |
Selectable multi-way comparator |
Ganesh Venkataramanan, James Vinh |
2014-07-22 |
| 8214602 |
Efficient load queue snooping |
Ashutosh Dhodapkar |
2012-07-03 |
| 7937563 |
Voltage droop mitigation through instruction issue throttling |
Samuel D. Naffziger |
2011-05-03 |
| 7861066 |
Mechanism for predicting and suppressing instruction replay in a processor |
Ashutosh Dhodapkar, Gene W. Shen |
2010-12-28 |
| 7743232 |
Multiple-core processor with hierarchical microcode store |
Gene W. Shen, Bruce R. Holloway, Sean Lie |
2010-06-22 |
| 7734873 |
Caching of microcode emulation memory |
Gary R. Lauterbach, Bruce R. Holloway, Sean Lic |
2010-06-08 |
| 7293162 |
Split data-flow scheduling mechanism |
Michael C. Shebanow |
2007-11-06 |
| 7130991 |
Method and apparatus for loop detection utilizing multiple loop counters and a branch promotion scheme |
— |
2006-10-31 |
| 7076635 |
Method and apparatus for reducing instruction TLB accesses |
S. Craig Nelson |
2006-07-11 |
| 6553477 |
Microprocessor and address translation method for microprocessor |
Murali V. Krishna, Vipul Parikh, Gene W. Shen, Masahito Kubo |
2003-04-22 |
| 6519730 |
Computer and error recovery method for the same |
Hisashige Ando, Toshiaki Kitamura, Michael C. Shebanow |
2003-02-11 |
