Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for reducing instruction TLB accesses

Method and apparatus for reducing instruction TLB accesses

US Patent 7076635 · Granted Jul 11, 2006

Estimated economic value: $11,570,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Selectable multi-way comparator2014
Efficient load queue snooping2012
Voltage droop mitigation through instruction issue throttling2011
Mechanism for predicting and suppressing instruction replay in a processor2010
Multiple-core processor with hierarchical microcode store2010
Caching of microcode emulation memory2010
Split data-flow scheduling mechanism2007
Method and apparatus for loop detection utilizing multiple loop counters and a b2006
MicroTLB and micro tag for reducing power in a processor2006
Split latency decoding2005
Microprocessor and address translation method for microprocessor2003
Computer and error recovery method for the same2003