| 8464202 |
Fully parameterizable representation of a higher level design entity |
Shawn Boshart, Joshua Williams, Hong-Ha Vuong |
2013-06-11 |
| 8283713 |
Logic-based eDRAM using local interconnects to reduce impact of extension contact parasitics |
John G. Jansen, Chi-Yi Kao, Ce Chen |
2012-10-09 |
| 8143696 |
Integrated circuit inductors with reduced magnetic coupling |
Weiwei Mao, Kenneth W. Paist, William B. Wilson |
2012-03-27 |
| 7847666 |
Differential inductor for use in integrated circuits |
John E. Scoggins |
2010-12-07 |
| 7480874 |
Reliability analysis of integrated circuits |
Kausar Banoo, Seung H. Kang, Blane A. Musser, John Anthony Pantone |
2009-01-20 |
| 7345354 |
Increased quality factor of a varactor in an integrated circuit via a high conductive region in a well |
Debra Sharon Johnson, Shye Shapira |
2008-03-18 |
| 7174532 |
Method of making a semiconductor device by balancing shallow trench isolation stress and optical proximity effects |
James D. Chlipala |
2007-02-06 |
| 6825089 |
Increased quality factor of a varactor in an integrated circuit via a high conductive region in a well |
Shye Shapira, Debra Sharon Johnson |
2004-11-30 |
| 6657281 |
Bipolar transistor with a low K material in emitter base spacer regions |
Yih-Feng Chyan, Chunchieh Huang, Chung Wai Leung, Yi Ma |
2003-12-02 |
| 6395611 |
Inductor or low loss interconnect and a method of manufacturing an inductor or low loss interconnect in an integrated circuit |
Nathan R. Belk, William T. Cochran, Michel R. Frei, David C. Goldthorp, Kwok Ng +2 more |
2002-05-28 |