| 12183634 |
Selective recessing to form a fully aligned via |
Jessica Dechene, Elbert E. Huang, Joe Lee, Thedorus E. Standaert |
2024-12-31 |
| 12087685 |
Semiconductor interconnect structure with double conductors |
Takeshi Nogami, Raghuveer R. Patlolla |
2024-09-10 |
| 12055821 |
Structure and method of bi-layer pixel isolation in advanced LCOS back-plane |
Lan Yu, Tyler Sherwood, Zihao Yang |
2024-08-06 |
| 12033892 |
Structure and method to improve FAV RIE process margin and electromigration |
Joe Lee, Theodorus E. Standaert |
2024-07-09 |
| 11955424 |
Semiconductor device including a porous dielectric layer, and method of forming the semiconductor device |
Lawrence A. Clevenger, Bartlet H. DeProspo, Huai Huang, Christopher J. Penny, Michael Rizzolo |
2024-04-09 |
| 11908678 |
Method of CMP integration for improved optical uniformity in advanced LCOS back-plane |
Lan Yu, Tyler Sherwood, Raghav Sreenivasan, Joseph F. Salfelder |
2024-02-20 |
| 11881539 |
Structure and method of advanced LCoS back-plane having highly reflective pixel via metallization |
Lan Yu, Tyler Sherwood, Raghav Sreenivasan |
2024-01-23 |
| 11880052 |
Structure and method of mirror grounding in LCoS devices |
Lan Yu, Tyler Sherwood, Raghav Sreenivasan |
2024-01-23 |
| 11869783 |
Optimizating semiconductor binning by feed-forward process adjustment |
Lawrence A. Clevenger, Nicholas Anthony Lanzillo, Michael Rizzolo, Theodorus E. Standaert, James H. Stathis |
2024-01-09 |
