Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
RM

Ravi Mehta — 16 Patents

SYSynopsys: 12 patents #67 of 2,302Top 3%
SPSilab Tech Pvt.: 4 patents #1 of 7Top 15%
Bengaluru, IN: #298 of 15,622 inventorsTop 2%
Overall (All Time): #284,196 of 4,157,543Top 7%
16 Patents All Time
Ravi Mehta has been granted 16 US patents while listed as an inventor at Synopsys. The first was granted in 2016 and the most recent in May 2023. Ravi Mehta ranks #284,196 of 4,157,543 US inventors in our database (top 6.8%). Patent records list Ravi Mehta in Bengaluru, IN.

Issued Patents All Time

Showing 1–16 of 16 patents

Patent #TitleCo-InventorsDateApprox Value ⓘ
11652475 Independent skew control of a multi-phase clock Srirup Bagchi, Gaurav Bhojane 2023-05-16 $76,826,000
11223469 System for serializing high speed data signals Biman Chattopadhyay 2022-01-11 $56,398,000
11101830 Calibration scheme for serialization in transmitter Shourya Kansal, Biman Chattopadhyay 2021-08-24 $100,867,000
10659214 Multi-level clock and data recovery circuit Biman Chattopadhyay, Sanket Naik, Jayesh Wadekar 2020-05-19 $47,444,000
10608645 Fast locking clock and data recovery circuit Biman Chattopadhyay 2020-03-31 $25,306,000
10516523 System for serializing high speed data signals Biman Chattopadhyay 2019-12-24
10491367 Clock and data recovery (CDR) circuit Biman Chattopadhyay 2019-11-26
10236891 Lock time measurement of clock and data recovery circuit Manjunath Shet SN, Biman Chattopadhyay, Vishal Dilipbhai Nimbark 2019-03-19 $22,693,000
10236843 High gain differential amplifier with common-mode feedback Jayesh Wadekar, Biman Chattopadhyay 2019-03-19 $22,693,000
10205445 Clock duty cycle correction circuit Shourya Kansal, Biman Chattopadhyay, Jayesh Wadekar 2019-02-12 $9,923,000
10164798 Driver circuit for transmitter Biman Chattopadhyay 2018-12-25
10142097 System for serializing high speed data signals Biman Chattopadhyay 2018-11-27 $17,651,000
9813069 Half-rate bang-bang phase detector Biman Chattopadhyay 2017-11-07
9577848 Decision feedback equalizer Biman Chattopadhyay, Rajesh V. 2017-02-21
9548855 Method and apparatus for managing estimation and calibration of non-ideality of a phase interpolator (PI)-based clock and data recovery (CDR) circuit Biman Chattopadhyay, Sujoy Chakravarty, Gopalkrishna Ullal Nayak 2017-01-17
9509319 Clock and data recovery circuit Biman Chattopadhyay, Gopal Krishna Ullal Nayak, Sharath Bhat N 2016-11-29