| 11663011 |
System and method of VLIW instruction processing using reduced-width VLIW processor |
Christopher Edward Koob, Suresh K. Venkumahanti |
2023-05-30 |
| 10719325 |
System and method of VLIW instruction processing using reduced-width VLIW processor |
Christopher Edward Koob, Suresh K. Venkumahanti |
2020-07-21 |
| 10025711 |
Hybrid write-through/write-back cache policy managers, and related systems and methods |
Christopher Edward Koob, Dana Michelle Vantrease, Suresh K. Venkumahanti, Lucian Codrescu |
2018-07-17 |
| 9715392 |
Multiple clustered very long instruction word processing core |
Suresh K. Venkumahanti, Ankit Ghiya, Lucian Codrescu, Suman Mamidi |
2017-07-25 |
| 9552033 |
Latency-based power mode units for controlling power modes of processor cores, and related methods and systems |
Suresh K. Venkumahanti, Sanjay Bhagawan Patil |
2017-01-24 |
| 9367468 |
Data cache way prediction |
Suresh K. Venkumahanti, Lucian Codrescu |
2016-06-14 |
| 9304932 |
Instruction cache having a multi-bit way prediction mask |
Suresh K. Venkumahanti, Lucian Codrescu |
2016-04-05 |
| 9223714 |
Instruction boundary prediction for variable length instruction set |
Mauricio Breternitz, Youfeng Wu, James Mason, Aashish Phansalkar, Balaji Vijayan |
2015-12-29 |
| 7620781 |
Efficient Bloom filter |
Mauricio Breternitz, Youfeng Wu, Jeffrey P. Rupley, II, Wesley Attrot, Bryan Black |
2009-11-17 |