| 12130773 |
Quality of service (QoS) control of processor applications |
Varun JINDAL |
2024-10-29 |
| 11880454 |
On-die voltage-frequency security monitor |
Dipti Ranjan Pal, Keith Alan Bowman, Srinivas Turaga, Ateesh Deepankar De, Shih-Hsin Jason Hu +1 more |
2024-01-23 |
| 11630694 |
Core voltage regulator energy-aware task scheduling |
Vijayakumar Dibbad, Prashanth Kumar KAKKIRENI, Srinivas Turaga |
2023-04-18 |
| 11604505 |
Processor security mode based memory operation management |
Rajesh Arimilli, Rengarajan RAGAVAN |
2023-03-14 |
| 11507174 |
System physical address size aware cache memory |
Srinivas Turaga |
2022-11-22 |
| 11493986 |
Method and system for improving rock bottom sleep current of processor memories |
Rajesh Arimilli, Srinivas Turaga |
2022-11-08 |
| 11493980 |
Power controller communication latency mitigation |
Vijayakumar Dibbad, Dipti Ranjan Pal, Keith Alan Bowman, Matthew Severson, Gordon P. Lee |
2022-11-08 |
| 11169593 |
Selective coupling of memory to voltage rails for different operating modes |
Raghavendra Srinivas, Rajesh Arimilli |
2021-11-09 |
| 10831667 |
Asymmetric memory tag access and design |
Chulmin Jung, Rakesh Misra |
2020-11-10 |
| 10691195 |
Selective coupling of memory to voltage rails based on operating mode of processor |
Raghavendra Srinivas, Rajesh Arimilli |
2020-06-23 |
| 10664006 |
Method and apparatus for automatic switch to retention mode based on architectural clock gating |
Rakesh Misra, Rajesh Arimilli |
2020-05-26 |
| 10466766 |
Grouping central processing unit memories based on dynamic clock and voltage scaling timing to improve dynamic/leakage power using array power multiplexers |
Rajesh Arimilli, Rakesh Misra |
2019-11-05 |
| 10248558 |
Memory leakage power savings |
Rakesh Misra |
2019-04-02 |