| 11689203 |
Method and apparatus for symmetric aging of clock trees |
Kalyan Kumar Oruganti, Sandeep Aggarwal, Gnana Chaitanya Prakash Kopparapu, Giby Samson, Xia Li |
2023-06-27 |
| 11604505 |
Processor security mode based memory operation management |
Bharat Kumar Rangarajan, Rengarajan RAGAVAN |
2023-03-14 |
| 11493986 |
Method and system for improving rock bottom sleep current of processor memories |
Bharat Kumar Rangarajan, Srinivas Turaga |
2022-11-08 |
| 11169593 |
Selective coupling of memory to voltage rails for different operating modes |
Raghavendra Srinivas, Bharat Kumar Rangarajan |
2021-11-09 |
| 10691195 |
Selective coupling of memory to voltage rails based on operating mode of processor |
Raghavendra Srinivas, Bharat Kumar Rangarajan |
2020-06-23 |
| 10664006 |
Method and apparatus for automatic switch to retention mode based on architectural clock gating |
Bharat Kumar Rangarajan, Rakesh Misra |
2020-05-26 |
| 10466766 |
Grouping central processing unit memories based on dynamic clock and voltage scaling timing to improve dynamic/leakage power using array power multiplexers |
Bharat Kumar Rangarajan, Rakesh Misra |
2019-11-05 |
| 10346574 |
Effective substitution of global distributed head switch cells with cluster head switch cells |
Sabyasachi Sarkar, Gaurav Arya |
2019-07-09 |