Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit layout utilizing separated active circuit and wiring regions

Integrated circuit layout utilizing separated active circuit and wiring regions

US Patent T100501 · Granted Apr 7, 1981

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Instruction processing pattern generator controlling an integrated circuit teste2000
Algorithmic pattern generator for integrated circuit tester2000
Algorithmic pattern generator1999
Recovery unit for mirrored processors1997
Parallel operation linear feedback shift register1995
Per pin circuit test system having N-bit pin interface providing speed improveme1995
High resolution programmable pulse generator employing controllable delay1994
Test pattern generator for testing embedded arrays1994
Per-pin integrated circuit test system having n-bit interface1992
Driver circuit for testing bi-directional transceiver semiconductor products1992
Apparatus for reducing and maintaining constant overshoot in a high speed driver1988
VLSI integrated circuit having parallel bonding areas1988