Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High resolution programmable pulse generator employing controllable delay

High resolution programmable pulse generator employing controllable delay

US Patent 5376849 · Granted Dec 27, 1994

Estimated economic value: $9,783,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Instruction processing pattern generator controlling an integrated circuit teste2000
Algorithmic pattern generator for integrated circuit tester2000
Algorithmic pattern generator1999
Method and system for executing a non-native mode-sensitive instruction within a1999
Method and system for executing a non-native stack-based instruction within a co1999
Method and system for translating a non-native bytecode to a set of codes native1999
Recovery unit for mirrored processors1997
Parallel operation linear feedback shift register1995
Per pin circuit test system having N-bit pin interface providing speed improveme1995
Per pin circuit test system having N-bit pin interface providing speed improveme1995
Test pattern generator for testing embedded arrays1994
Per-pin integrated circuit test system having n-bit interface1992