Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for mitigating layout effect in FINFET

Method for mitigating layout effect in FINFET

US Patent 9997360 · Granted Jun 12, 2018

Estimated economic value: $8,223,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device2025
Prognostication and amelioration of gas ingress in hydraulic systems2025
Method for producing hypereutectoid steel rail resistant to contact fatigue2025
TOF apparatus and electronic device2025
Sealing machine2025
Multimedia information display method and apparatus, electronic device, and stor2025
Systems and methods for service based network resource allocation2025
Semiconductor devices and methods for fabricating the same2025
Nail clipper organiser2025
FinFET structure having a gate contact above a metal gate and straddling the bou2024
Porous heating body and atomizer having same2024
Travel case for toothbrush2024