Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Using inter-tier vias in integrated circuits

Using inter-tier vias in integrated circuits

US Patent 9929149 · Granted Mar 27, 2018

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

SRAM macro design architecture2025
Stacked SRAM cell architecture2025
Optical waveguide connecting device2025
Optical waveguide connecting device2025
Optical waveguide connecting device2025
Multi-dimensional routing architecture2025
Validating inter-partition communication in microservice decomposition2025
Methods and circuits of spatial alignment2025
Interdigitated device stack2025
Inter-tier power delivery network (PDN) for dense gate-on-gate 3D logic integrat2024
Systems, devices, and/or processes for OMIC and/or behavioral content processing2024
Hardware resource configuration for processing system2024