Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Fully depleted region for reduced parasitic capacitance between a poly-silicon layer and a substrate region

Fully depleted region for reduced parasitic capacitance between a poly-silicon layer and a substrate region

US Patent 9919913 · Granted Mar 20, 2018

Estimated economic value: $8,984,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuit with getter layer for hydrogen entrapment2025
Semiconductor device with transistor local interconnects2024
Semiconductor device with transistor local interconnects2022
Metal layer patterning for minimizing mechanical stress in integrated circuit pa2022
Dual device semiconductor structures with shared drain2021
Dual device semiconductor structures with shared drain2021
High density capacitors formed from thin vertical semiconductor structures such 2020
Semiconductor device with transistor local interconnects2020
Dual gate metal-oxide-semiconductor field-effect transistor2020
Dual device semiconductor structures with shared drain2019
Dual device semiconductor structures with shared drain2019
Correction for speaker monitoring2018