Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Metal layer patterning for minimizing mechanical stress in integrated circuit packages

Metal layer patterning for minimizing mechanical stress in integrated circuit packages

US Patent 11322465 · Granted May 3, 2022

Estimated economic value: $5,594,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuit with getter layer for hydrogen entrapment2025
Current sensing2025
Via structure for semiconductor dies2025
Semiconductor device with transistor local interconnects2024
Sense resistor and method for forming same2024
Force sensing with an electromagnetic load2023
Determining a temperature coefficient value of a resistor2023
Semiconductor device with transistor local interconnects2022
Via structure for semiconductor dies2022
Managing on-chip power rail between internal power supply and external power sup2022
Dual device semiconductor structures with shared drain2021
High density capacitors formed from thin vertical semiconductor structures such 2020