{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Integration methods to fabricate internal spacers for nanowire devices", "item": "https://www.patentleaderboard.com/patent/9893167"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integration methods to fabricate internal spacers for nanowire devices

Integration methods to fabricate internal spacers for nanowire devices

US Patent 9893167 · Granted Feb 13, 2018

Estimated economic value: $15,494,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Nanowire transistor fabrication with hardmask layers2025
Fin cut and fin trim isolation for advanced integrated circuit structure fabrica2025
Semiconductor device and method for fabricating the same2025
Integration methods to fabricate internal spacers for nanowire devices2025
Integration methods to fabricate internal spacers for nanowire devices2025
Vertical integration scheme and circuit elements architecture for area scaling o2025
Advanced lithography and self-assembled devices2025
Silicon and silicon germanium nanowire structures2024
Silicon and silicon germanium nanowire structures2024
Nanowire structures having non-discrete source and drain regions2024
Nanowire structures having non-discrete source and drain regions2024
Contact over active gate structures with metal oxide layers to inhibit shorting2024