Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Wafer level chip scale package interconnects and methods of manufacture thereof

Wafer level chip scale package interconnects and methods of manufacture thereof

US Patent 9892962 · Granted Feb 13, 2018

Estimated economic value: $3,124,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuit layout validation using machine learning2025
Semiconductor device and method of forming the same2025
Heterogeneous bonding structure and method forming same2025
Inverted trapezoidal heat dissipating solder structure and method of making the 2025
Bump structure and method of manufacturing bump structure2025
Chip structure and method for forming the same2025
Redistribution lines having nano columns and method forming same2025
Package bonding structures and method of formation2025
Redistribution lines with protection layers and method forming same2025
Optical film2025
Bump structure and method of making the same2025
Package structure2025