Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Transaction response modification within interconnect circuitry

Transaction response modification within interconnect circuitry

US Patent 9892072 · Granted Feb 13, 2018

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for reduction of recurring cache misses2025
Increased throughput for writes to memory2025
Increased throughput for writes to memory2025
Coherency control2025
Managing transaction request identifiers and indicators to control or bypass in-2025
Managing transaction request identifiers and indicators to control or bypass in-2025
Peripheral component handling of memory read requests2025
Patrol scrubbing cycle for data storage circuitry2024
Circuitry and method2024
Circuitry and method2024
Burst read with flexible burst length for on-chip memory2024
Burst read with flexible burst length for on-chip memory2024