Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of obfuscating digital logic circuits using threshold voltage

Method of obfuscating digital logic circuits using threshold voltage

US Patent 9876503 · Granted Jan 23, 2018

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for clock distribution in a digital circuit2025
Threshold logic gates using flash transistors2024
Neural network circuitry having approximate multiplier units2023
FPGA with reconfigurable threshold logic gates for improved performance, power, 2022
Non-volatile logic device for energy-efficient logic state restoration2020
Non-volatile logic device for energy-efficient logic state restoration2020
Clock skewing strategy to reduce dynamic power and eliminate hold-time violation2020
Clock skewing strategy to reduce dynamic power and eliminate hold-time violation2020
Clock skewing strategy to reduce dynamic power and eliminate hold-time violation2020
Hold violation free scan chain and scanning mechanism for testing of synchronous2019
Hold violation free scan chain and scanning mechanism for testing of synchronous2019
Energy efficient, robust differential mode d-flip-flop2019