Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Hold violation free scan chain and scanning mechanism for testing of synchronous digital VLSI circuits

Hold violation free scan chain and scanning mechanism for testing of synchronous digital VLSI circuits

US Patent 10447249 · Granted Oct 15, 2019

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for clock distribution in a digital circuit2025
Threshold logic gates using flash transistors2024
Neural network circuitry having approximate multiplier units2023
FPGA with reconfigurable threshold logic gates for improved performance, power, 2022
Non-volatile logic device for energy-efficient logic state restoration2020
Clock skewing strategy to reduce dynamic power and eliminate hold-time violation2020
Clock skewing strategy to reduce dynamic power and eliminate hold-time violation2020
Energy efficient, robust differential mode d-flip-flop2019
Energy efficient, robust differential mode d-flip-flop2019
Processor control system2018
Determining parameters that affect processor energy efficiency2018
Neuromorphic computational system(s) using resistive synaptic devices2018