Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Synchronization of data transmission with a clock signal after a memory mode switch

Synchronization of data transmission with a clock signal after a memory mode switch

US Patent 9847112 · Granted Dec 19, 2017

Estimated economic value: $12,134,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

DDR5 client PMIC power up sequence and state transitions2023
DDR5 client PMIC power up sequence and state transitions2022
DDR5 RCD interface protocol and operation2020
DDR5 PMIC interface protocol and operation2020
Register clock driver for DDR5 memory2019
Enhanced data buffer and intelligent NV controller for simultaneous DRAM and fla2019
Memory includes transmitter for data synchronization transmission after a mode s2017
Reducing simultaneous switching outputs using data bus inversion signaling2012
Intelligent memory buffer2011
System including a host connected to a plurality of memory modules via a serial 2008
DRAM supporting different burst-length accesses without changing the burst lengt2005