Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › DDR5 client PMIC power up sequence and state transitions

DDR5 client PMIC power up sequence and state transitions

US Patent 11249539 · Granted Feb 15, 2022

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Power management integrated circuit with charge pump2025
Power management integrated circuit with charge pump2024
DDR5 client PMIC power up sequence and state transitions2023
DDR5 client PMIC power up sequence and state transitions2023
DDR5 RCD interface protocol and operation2020
DDR5 RCD interface protocol and operation2020
DDR5 PMIC interface protocol and operation2020
DDR5 PMIC interface protocol and operation2020
Auto-phase-shifting and dynamic on time control current balancing multi-phase co2019
Register clock driver for DDR5 memory2019
Enhanced data buffer and intelligent NV controller for simultaneous DRAM and fla2019
Resynchronization of a clock associated with each data bit in a double data rate2019