Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Resynchronization of a clock associated with each data bit in a double data rate memory system

Resynchronization of a clock associated with each data bit in a double data rate memory system

US Patent 10241538 · Granted Mar 26, 2019

Estimated economic value: $39,049,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Power management integrated circuit with charge pump2025
Phone case2025
Phone case2025
Method for backfilling and reconstructing carbon storage space in abandoned main2025
Network device configuration based on slave device type2025
Loading system and method for Hopkinson compression bar test under water-gas-tem2024
Controller with direct communication and redriver modes2024
Mobile phone shell2024
Mobile phone shell2024
Power management integrated circuit with charge pump2024
Device and method for testing bearing capacity of grouped pillars in inclined go2023
DDR5 client PMIC power up sequence and state transitions2023