Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Intelligent memory buffer

Intelligent memory buffer

US Patent 8019921 · Granted Sep 13, 2011

Estimated economic value: $4,525,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

DDR5 client PMIC power up sequence and state transitions2023
DDR5 client PMIC power up sequence and state transitions2022
DDR5 RCD interface protocol and operation2020
DDR5 PMIC interface protocol and operation2020
Register clock driver for DDR5 memory2019
Enhanced data buffer and intelligent NV controller for simultaneous DRAM and fla2019
Synchronization of data transmission with a clock signal after a memory mode swi2017
Memory includes transmitter for data synchronization transmission after a mode s2017
Reducing simultaneous switching outputs using data bus inversion signaling2012
System including a host connected to a plurality of memory modules via a serial 2008
DRAM supporting different burst-length accesses without changing the burst lengt2005