Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Latch-up suppression and substrate noise coupling reduction through a substrate back-tie for 3D integrated circuits

Latch-up suppression and substrate noise coupling reduction through a substrate back-tie for 3D integrated circuits

US Patent 9817928 · Granted Nov 14, 2017

Estimated economic value: $11,479,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Stacked nanosheet device for process and performance optimization2025
Superconducting anti-fuse based field programmable gate array2025
Interconnects, inductors, transformers, and power architectures for circuits2025
Interconnects, inductors, transformers, and power architectures for circuits2025
Superconductive integrated circuit devices with on-chip testing2025
Isolating ion implantation of silicon channels for integrated circuit layout2025
Adaptive row patterns for custom-tiled placement fabrics for mixed height cell l2024
Self-limiting manufacturing techniques to prevent electrical shorts in a complem2024
Josephson junction structures2024
Josephson junction structures2024
Power routing for 2.5D or 3D integrated circuits including a buried power rail a2024
Parameterized superconducting multi-row circuit2024