Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › FinFET spacer formation on gate sidewalls, between the channel and source/drain regions

FinFET spacer formation on gate sidewalls, between the channel and source/drain regions

US Patent 9806078 · Granted Oct 31, 2017

Estimated economic value: $7,902,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Stacked vertical transport field effect transistor with anchors2025
Semiconductor passive device integration for silicon-on-insulator substrate2025
Integratead wet clean for bevel treatments2025
Redundant bottom pad and sacrificial via contact for process induced RRAM formin2025
Top contact on resistive random access memory2025
TSV and backside power distribution structure2025
Read-only memory for chip security that is MOSFET process compatible2025
Wraparound contact with reduced distance to channel2025
Wraparound contact with reduced distance to channel2025
Nanowire source/drain formation for nanosheet device2025
Local enlarged via-to-backside power rail2025
Skip-level TSV with hybrid dielectric scheme for backside power delivery2025