Home › Dual mode operation having power saving and active modes in a stacked circuit topology with logic preservation

Dual mode operation having power saving and active modes in a stacked circuit topology with logic preservation

US Patent 9786339 · Granted Oct 10, 2017

Estimated economic value: $2,342,000 ⓘ

Assignee