Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Identification of internal dependencies within system components for evaluating potential protocol level deadlocks

Identification of internal dependencies within system components for evaluating potential protocol level deadlocks

US Patent 9781043 · Granted Oct 3, 2017

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method, electronic device and non-transitory computer-readable storage medium fo2025
Built-in self-test for network on chip fabric2025
Built-in self-test for network on chip fabric2025
Built-in self-test for network on chip fabric2025
Method and system for estimating indoor radio transmitter count2025
Application mapping on hardened network-on-chip (NoC) of field-programmable gate2025
Flexible on-die fabric interface2024
Flexible on-die fabric interface2023
System on chip (SoC) builder2021
Enhanced page locality in network-on-chip (NoC) architectures2021
Enhanced page locality in network-on-chip (NoC) architectures2021
Application mapping on hardened network-on-chip (NoC) of field-programmable gate2021