Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Built-in self-test (BIST) circuit and associated BIST method for embedded memories

Built-in self-test (BIST) circuit and associated BIST method for embedded memories

US Patent 9761329 · Granted Sep 12, 2017

Estimated economic value: $7,865,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for performing tile to raster (T2R) conversion in deep learning hardware 2025
Processing unit and method for computing a convolution using a hardware-implemen2023
Processing unit and method for computing a convolution using a hardware-implemen2023
Multi-port memory architecture for a systolic array2023
Multi-port memory architecture for a systolic array2023
Built-in self-test (BIST) engine configured to store a per pattern based fail st2022
Built-in self-test (BIST) engine configured to store a per pattern based fail st2022
Built-in self-test (BIST) engine configured to store a per pattern based fail st2022
Built-in self-test (BIST) engine configured to store a per pattern based fail st2021
Built-in self-test (BIST) engine configured to store a per pattern based fail st2021
Built-in self-test (BIST) engine configured to store a per pattern based fail st2021
Memory built-in self test error correcting code (MBIST ECC) for low voltage memo2021