Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for embedding silicon die into a stacked package

Method for embedding silicon die into a stacked package

US Patent 9735136 · Granted Aug 15, 2017

Estimated economic value: $12,795,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Packaged LEDs with phosphor films, and associated systems and methods2024
Stacked semiconductor die assemblies with multiple thermal paths and associated 2023
Packaged LEDs with phosphor films, and associated systems and methods2021
Stacked semiconductor die assemblies with multiple thermal paths and associated 2020
Stacked semiconductor die assemblies with multiple thermal paths and associated 2019
Methods of fabricating semiconductor die assemblies2017
Semiconductor die assemblies and semiconductor devices including same2016
Stacked semiconductor die assemblies with multiple thermal paths and associated 2015
Light emitting diode thermally enhanced cavity package and method of manufacture2015
Semiconductor die assemblies, semiconductor devices including same, and methods 2015
Light emitting diode wafer-level package with self-aligning features2014
Semiconductor device structures and electronic devices including hybrid conducti2014