Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods for hybrid wafer bonding integrated with CMOS processing

Methods for hybrid wafer bonding integrated with CMOS processing

US Patent 9728453 · Granted Aug 8, 2017

Estimated economic value: $3,005,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Physical distancing tracking and notification2025
Method to reduce breakdown failure in a MIM capacitor2025
Ring cover2025
Thin film transfer using substrate with etch stop layer and diffusion barrier la2025
Photonic semiconductor-on-insulator (SOI) substrate and method for forming the p2025
Ring cover2025
Manufacturing method of semiconductor device2025
Capacitor structure and method of making the same2025
Split gate memory device and method of fabricating the same2025
Memory devices and method of fabricating same2025
Ring cover2025
Deposition system for high accuracy patterning2025