Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Tracking memory accesses when invalidating effective address to real address translations

Tracking memory accesses when invalidating effective address to real address translations

US Patent 9727483 · Granted Aug 8, 2017

Estimated economic value: $2,569,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory migration within a multi-host data processing environment2024
Current prediction-based instruction throttling control2024
Variable protection window extension for a target address of a store-conditional2023
Current prediction-based instruction throttling control2023
DRAM caching storage class memory2023
Controlling issue rates of requests of varying broadcast scopes in a data proces2023
Targeting of lateral castouts in a data processing system2023
Marking in-flight requests affected by translation entry invalidation in a data 2022
Split transaction coherency protocol in a data processing system2022
Multifunction communication interface supporting memory sharing among data proce2022
Speculative bank activate dynamic random access memory (DRAM) scheduler2022
Dynamic translation lookaside buffer (TLB) invalidation using virtually tagged c2022