Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Stress memorization and defect suppression techniques for NMOS transistor devices

Stress memorization and defect suppression techniques for NMOS transistor devices

US Patent 9711619 · Granted Jul 18, 2017

Estimated economic value: $11,753,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Liner and barrier layer in dual damascene cu interconnect for enhanced EM and pr2025
Notch shape of trench gate bottom corner for better breakdown voltage of power M2024
Super junction power device and method of making the same2024
Super junction power device2024
High voltage semiconductor device comprising a combined junction terminal protec2024
Super junction power device and method of making the same2024
Method to form contacts with multiple depth by enhanced CESL2024
SiGe HBT with graphene extrinsic base and methods2024
Structure and method of new power MOS and IGBT with built-in multiple VT'S2024
Simultaneous self-forming hea barrier and Cu seeding layers for Cu interconnect2024
High voltage semiconductor device comprising a combined junction terminal protec2024
ALD method with multi-chambers for sic or multi-elements epitaxial growth2023