Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Locally-trap-characteristic-enhanced charge trap layer for three-dimensional memory structures

Locally-trap-characteristic-enhanced charge trap layer for three-dimensional memory structures

US Patent 9711530 · Granted Jul 18, 2017

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Modelling and prediction of virtual inline quality control in the production of 2024
Virtual quality control interpolation and process feedback in the production of 2024
Virtual metrology for feature profile prediction in the production of memory dev2024
Reverse VT-state operation and optimized BiCS device structure2023
Three-dimensional flat memory device including a dual dipole blocking dielectric2023
Reverse VT-state operation and optimized BiCS device structure2022
Three-dimensional memory device containing oxidation-resistant contact structure2022
Threshold voltage setting with boosting read scheme2022
Buried source line structure for boosting read scheme2022
Boosting read scheme with back-gate bias2022
Threshold voltage setting with boosting read scheme2021
Multi-tier three-dimensional memory device with dielectric support pillars and m2021