Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for initiating a reduced power mode for one or more functional blocks of a processor based on various types of mode request

System and method for initiating a reduced power mode for one or more functional blocks of a processor based on various types of mode request

US Patent 9690353 · Granted Jun 27, 2017

Estimated economic value: $7,334,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cache coherency state request vector encoding and use thereof2025
Graphics processing unit processing and caching improvements2025
PMU-side electromigration control2025
Coordination and increased utilization of graphics processors during inference2025
PI controller for cellular baseband mitigation2025
Transparent access to an external data source within a data server2025
Regional adjustment of render rate2025
Sharing register file usage between fused processing resources2025
Utilizing structured sparsity in systolic arrays2025
Systolic array having support for output sparsity2025
Selective transfer of data including a priority byte2025
Dynamic memory reconfiguration2025