Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for controlling memory device asynchronously with respect to system clock, and related memory device and memory system

Method for controlling memory device asynchronously with respect to system clock, and related memory device and memory system

US Patent 9679622 · Granted Jun 13, 2017

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

MRAM circuit structure and layout structure2024
Sense amplifier circuit with temperature compensation2024
Bottom-pinned spin-orbit torque magnetic random access memory and method of manu2024
Magnetic memory device having shared source line and bit line2024
Apparatus for data processing in conjunction with memory array access2023
DRAM with inter-section, page-data-copy scheme for low power and wide data acces2023
DRAM with inter-section, page-data-copy scheme for low power and wide data acces2023
Magnetic memory device having shared source line and bit line2022
DRAM with inter-section, page-data-copy scheme for low power and wide data acces2022
DRAM with inter-section, page-data-copy scheme for low power and wide data acces2022
Magnetoresistive random-access memory2022
Apparatus for enhancing prefetch access in memory module2021