{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Dynamic bus inversion with programmable termination level to maintain programmable target ratio of ones and zeros in signal lines", "item": "https://www.patentleaderboard.com/patent/9665527"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dynamic bus inversion with programmable termination level to maintain programmable target ratio of ones and zeros in signal lines

Dynamic bus inversion with programmable termination level to maintain programmable target ratio of ones and zeros in signal lines

US Patent 9665527 · Granted May 30, 2017

Estimated economic value: $12,187,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Techniques for command bus training to a memory device2025
Distribution of error checking and correction (ECC) bits to allocate ECC bits fo2025
Techniques for duty cycle correction2025
Stacked memory chip solution with reduced package inputs/outputs (I/Os)2025
Buffer that supports burst transfers having parallel CRC and data transmissions2025
Fast self-refresh exit power state2025
Wireless communication technology, apparatuses, and methods2025
Apparatus and method to increase effective capacitance with layout staples2025
Apparatus, system and method to detect and improve an input clock performance of2025
Techniques for command bus training to a memory device2024
Techniques to couple high bandwidth memory device on silicon substrate and packa2024
Package pin pattern for device-to-device connection2024