Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Techniques for programming of select gates in NAND memory

Techniques for programming of select gates in NAND memory

US Patent 9659656 · Granted May 23, 2017

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Channel pre-charge process for memory devices using hole pre-charge operation2025
Method for programming a memory device to reduce retention error2025
Cryptocurrency using digitally locked coins2025
Enhanced gradient seeding scheme during a program operation in a memory sub-syst2025
Selective increase and decrease to pass voltages for programming a memory device2025
Bias voltage schemes during pre-programming and programming phases2025
Memory device having memory cell strings and separate read and write control gat2025
Method for programming memory device to reduce retention error2024
Cargo containers having multi-levels and multiple independently opened and close2024
Detrapping electrons to prevent quick charge loss during program verify operatio2024
Electronic devices comprising reduced charge confinement regions in storage node2024
Linked XOR flash data protection scheme2024