Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Techniques for filament localization, edge effect reduction, and forming/switching voltage reduction in RRAM devices

Techniques for filament localization, edge effect reduction, and forming/switching voltage reduction in RRAM devices

US Patent 9653680 · Granted May 16, 2017

Estimated economic value: $8,597,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Staggered vertically spaced integrated circuit line metallization with different2025
Subtractively patterned interconnect structures for integrated circuits2025
Trench-based quantum dot devices with conductive liners2025
Integrating embedded memory with logic interconnects2025
Method of forming capacitors through wafer bonding2025
Staircase-based metal-insulator-metal (MIM) capacitors2025
Smooth titanium nitride layers and methods of forming the same2025
Method of integrating a capacitor including a non-linear polar material with a t2025
Gate coupled non-linear polar material based capacitors for memory and logic2025
Compositional engineering of Schottky diode2025
Compositional engineering of Schottky diode2025
Method of fabricating memory devices using pocket integration2025