Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Managing virtual boundaries to enable lock-free concurrent region optimization of an integrated circuit

Managing virtual boundaries to enable lock-free concurrent region optimization of an integrated circuit

US Patent 9639654 · Granted May 2, 2017

Estimated economic value: $3,833,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Routing layer re-optimization in physical synthesis2024
Region-based power grid generation through modification of an initial power grid2024
Predictive antenna diode insertion in a macro having a clock mesh2022
Methods for generating a contributor-based power abstract for a device2022
Path-based timing driven placement using iterative pseudo netlist changes2022
Memory element graph-based placement in integrated circuit design2021
Out-of-context feedback hierarchical large block synthesis (HLBS) optimization2021
Out-of-context feedback hierarchical large block synthesis (HLBS) optimization2021
Efficient projection based adjustment evaluation in static timing analysis of in2021
Leverage cycle stealing within optimization flows2021
Leverage cycle stealing within optimization flows2021
Leverage cycle stealing within optimization flows2021