Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Encoding valid data states in source synchronous bus interfaces using clock signal transitions

Encoding valid data states in source synchronous bus interfaces using clock signal transitions

US Patent 9639488 · Granted May 2, 2017

Estimated economic value: $5,255,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Mitigation of duty-cycle distortion2024
Adaptive error-controlled dynamic voltage and frequency scaling for low power vi2020
Gate oxide soft breakdown detection circuit2019
Techniques and circuits for testing a virtual power supply at an integrated circ2018
Adaptive digital delay line for characterization of clock uncertainties2016
Distribution of power gating controls for hierarchical power domains2016
Low insertion delay clock doubler and integrated circuit clock distribution syst2016
Self-adjusting clock doubler and integrated circuit clock distribution system us2016
Predictive periodic synchronization using phase-locked loop digital ratio update2015
Integrated circuit with timing aware clock-tree and method for designing such an2013
Method and apparatus for designing an integrated circuit2013
Supplying hysteresis effect mitigated clock signals based on silicon-test charac2013